This shows you the differences between two versions of the page.
Both sides previous revision Previous revision | Last revision Both sides next revision | ||
geda:gnetlist_ug:basic_netlisting [2012/11/17 08:27] peter-b |
geda:gnetlist_ug:basic_netlisting [2012/11/17 08:45] peter-b |
||
---|---|---|---|
Line 15: | Line 15: | ||
If two components in the same circuit have the same "refdes", then gnetlist will merge them (i.e. it will treat them as being the same component). This behaviour enables [[slotting]]. It also allows you to split complicated components with very many pins across several pages, by using different symbols for different sections of the component. | If two components in the same circuit have the same "refdes", then gnetlist will merge them (i.e. it will treat them as being the same component). This behaviour enables [[slotting]]. It also allows you to split complicated components with very many pins across several pages, by using different symbols for different sections of the component. | ||
- | Nets can be named by attaching a "''netname=''" attribute to a net segment. All net segments attached to the segment with the attribute will then share the same name. If two nets in the same circuit have the same "netname", then gnetlist will treat them as being connected. If two connected nets have different "netname" attributes, then gnetlist will merge all the nets with either of those names together. | + | Nets can be named by attaching a "''netname=''" attribute to a net segment. All net segments attached to the segment with the attribute will then share the same name. If two nets in the same circuit have the same "netname", then gnetlist will treat them as being connected. If two connected nets have different "netname" attributes, then gnetlist will merge all the nets with either of those names together. If a net doesn't have a "netname", gnetlist will automatically generate one. |
<note important>gnetlist currently ignores buses and bus pins. You can still use them in your schematic diagrams, but they will not be used for netlist generation.</note> | <note important>gnetlist currently ignores buses and bus pins. You can still use them in your schematic diagrams, but they will not be used for netlist generation.</note> |